Aziz, S. M., and I. Ahmed. “Easily Testable Array Multiplier Design Using VHDL”. Malaysian Journal of Computer Science, vol. 11, no. 2, Dec. 1998, pp. 1-7, http://jummec.um.edu.my/index.php/MJCS/article/view/5722.