(1)
Aziz, S. M.; Ahmed, I. Easily Testable Array Multiplier Design Using VHDL. MJCS 1998, 11, 1-7.